

# High-Performance 650-V GaN Transistor with Integrated Gate Driver

## General description

The CGC02101 is a high-performance and highly reliable 650-V enhancement-mode GaN transistor with integrated gate driver, optimized for high-frequency power conversion circuits.


The power GaN transistors in CGC02101, have 650-V drain-source blocking voltage and typical  $R_{DS(ON)}$  of 140 mΩ.

The CGC02101 features wide logic input range with hysteresis, compatible to traditional Si-based controller. Also, CGC02101 features wide power supply range of 10 ~ 18 V. The gate drive voltage VDD of 6V is stably provided by internal LDO, making an easier circuit design.

The integrated under-voltage lock-out (UVLO) protection feature is provided drivers to prevent GaN transistors from operating in low efficiency or dangerous conditions.

The independent SGND and PGND design can make sure a reliable logic input signal and a clean gate driving loop.

The device operates in the industrial temperature ranging from -40°C to 125°C. The device is available in a compact 6 x 8 mm DFN package for a minimized parasitic inductance.




## Features

- GaN transistors with integrated gate drive
- 750V transient voltage rating
- 650 V continuous voltage rating
- Zero reverse recovery charge
- Typ./Max.  $R_{DS(ON)} = 140/190 \text{ m}\Omega$
- Wide logic input range with hysteresis
- Wide power supply range (10 V ~ 18 V)
- Internal 6-V LDO for stable gate drive voltage
- Independent SGND and PGND design
- 4-A/2-A peak sink and source drive current
- Programmable turn-on dV/dt
- UVLO protection
- ESD protection of 2 kV (HBM), 1 kV (CDM)
- Up to 2 MHz operation
- 6 x 8 mm footprint with large cooling pad
- Minimized package inductance

## Typical applications

- AC-DC, DC-DC, DC-AC
- Buck, boost, half bridge, full bridge
- Active clamp flyback (ACF), LLC, Class-D
- Quasi-Resonant Flyback
- Mobile fast-chargers, adapters
- LED lighting, solar micro-inverters
- TV / monitor, wireless power
- Server, telecom & networking SMPS

## Pin configuration and functions



Pin #	Name	I/O	Description
1,2,3	Drain	P	Drain of GaN transistor
4	NC	NC	Not connected
5	VDD	I	6V LDO output. This pin provides power to driving stage. Locally bypass this pin to PGND with a ceramic capacitor.
6	VCC	P	Gate driver supply voltage. Locally bypass this pin to SGND with a ceramic capacitor.
7	SGND	G	Logic ground
8	PWM	I	PWM signal logic input
9	OUT+	-	Gate driver turn-on slew-rate set pin (using $R_{gon}$ )
10	OUT-	-	Gate driver turn-on slew-rate set pin (using $R_{gon}$ )
11	PGND	G	Gate driver ground. Internally connected to Source
12	Source	O, G	Source of GaN transistor

I = Input, O = Output, P = Power, G = Ground, NC = No Connect

## Ordering information

Ordering Code	Package	Marking	Packing
CGC02101	DFN6*8	CGC02101	Reel

## Table of Contents

General description.....	1
Features.....	1
Typical applications.....	1
Pin configuration and functions.....	2
Ordering information.....	2
Table of contents.....	3
1    Absolute maximum ratings.....	4
2    Recommended operating conditions.....	4
3    Thermal characteristics.....	4
4    Electrical characteristics.....	5
5    Block diagram.....	6
6    Switching waveforms.....	6
7    Electrical characteristics diagrams.....	7
8    Package outlines.....	10
9    Revision history.....	11

## 1 Absolute maximum ratings

Over operating free-air temperature range (unless otherwise noted). Stresses beyond those listed under *Absolute maximum ratings* may cause permanent damage to the device.

Parameters	Symbols	Values			Units	Notes/Test Conditions
		Min.	Typ.	Max.		
Drain-source voltage	V <sub>DS</sub> , max	-	-	650	V	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 10 μA
Drain-source voltage transient <sup>1</sup>	V <sub>DS</sub> , transient	-	-	750	V	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 750 V
V <sub>CC</sub> -SGND voltage	V <sub>CC</sub>	-0.3	-	24	V	
V <sub>DD</sub> -PGND voltage	V <sub>DD</sub>	-0.3	-	7	V	
SGND-PGND voltage	V <sub>SP</sub>	-5	-	5	V	
Continuous current, drain-source	I <sub>D</sub>	-	-	10	A	T <sub>c</sub> = 25 °C
Pulsed current, drain-source <sup>2</sup>	I <sub>D</sub> , pulse	-	-	20	A	T <sub>c</sub> = 25 °C
Pulsed current, drain-source <sup>2</sup>	I <sub>D</sub> , pulse	-	-	11	A	T <sub>c</sub> = 125 °C
Operating temperature	T <sub>j</sub>	-40	-	125	°C	
Storage temperature	T <sub>stg</sub>	-55	-	150	°C	

### Notes

1. V<sub>DS</sub>, transient is intended for surge rating during non-repetitive events, t<sub>pulse</sub> < 1 μs.

2. Pulse width = 10 μs.

## 2 Recommended operating conditions

Parameters	Symbols	Values			Units	Notes/Test Conditions
		Min.	Typ.	Max.		
V <sub>CC</sub> -SGND voltage	V <sub>CC</sub>	10	-	18	V	
PWM input pin voltage	V <sub>PWM</sub>	0	-	18	V	
Gate driver turn-on set resistance	R <sub>gon</sub>	10	-	-	Ω	
Junction temperature	T <sub>j</sub>	-40	-	+125	°C	
Ambient temperature	T <sub>a</sub>	-40	-	+125	°C	

## 3 Thermal characteristics

Parameters	Symbols	Values			Units	Notes/Test Conditions
		Min.	Typ.	Max.		
Thermal resistance, junction-case	R <sub>thJC</sub>	-	-	1.6	°C/W	
Reflow soldering temperature	T <sub>sold</sub>	-	-	260	°C	MSL3

## 4 Electrical characteristics

Typical values represent the most likely parametric norm at  $T_j = 25^\circ\text{C}$ , and are provided for reference purposes only.  
 Unless otherwise specified,  $V_{\text{cc}} = 12 \text{ V}$


Parameters	Symbols	Values			Units	Notes/Test Conditions
		Min.	Typ.	Max.		
<b>V<sub>cc</sub> Supply Characteristics</b>						
V <sub>cc</sub> quiescent current	I <sub>QCC</sub>	-	0.74	-	mA	$V_{\text{PWM}} = 0 \text{ V}$
V <sub>cc</sub> operating current	I <sub>QCC-SW</sub>	-	2	-	mA	$F_{\text{sw}} = 500 \text{ kHz}; V_{\text{DS}} = \text{open}$
V <sub>cc</sub> UVLO rising threshold	V <sub>CC-ON</sub>	8.1	8.4	8.8	V	
V <sub>cc</sub> UVLO falling threshold	V <sub>CC-OFF</sub>	7.5	7.8	8.1	V	
V <sub>cc</sub> UVLO hysteresis	V <sub>CC-HYS</sub>	0.4	0.6	-	V	
<b>Low-side logic input Characteristics</b>						
Input pin pull-down resistance	R <sub>PWM-PD</sub>	-	200	-	kΩ	
Input pin high logic bias current	I <sub>PWM-H</sub>	-	20	-	μA	
Input logic high threshold (rising edge)	V <sub>PWMH</sub>	1.7	2.1	2.5	V	
Input logic low threshold (falling edge)	V <sub>PWML</sub>	0.9	1.2	1.5	V	
Input logic hysteresis	V <sub>I-HYS</sub>	0.8	0.9	-	V	
Turn-on propagation delay	T <sub>ON</sub>	-	30	60	ns	
Turn-off propagation delay	T <sub>OFF</sub>	-	30	60	ns	$V_{\text{DS}} = 400 \text{ V}, I_D = 6 \text{ A}, L = 1 \text{ mH}$
Drain rise time	T <sub>R</sub>	-	15	-	ns	$R_{\text{gon}} = 10 \Omega$
Drain fall time	T <sub>F</sub>	-	6	-	ns	
<b>Switching Characteristics</b>						
Switching frequency	F <sub>sw</sub>	-	-	2	MHz	
Pulse width	T <sub>PW</sub>	0.02	-	1000	μs	
<b>GaN FET Characteristics</b>						
Drain-source leakage current	I <sub>DSS</sub>	-	-	20	μA	$V_{\text{DS}} = 650 \text{ V}; V_{\text{PWM}} = 0; T_j = 25^\circ\text{C}$
		-	6	-		$V_{\text{DS}} = 650 \text{ V}; V_{\text{PWM}} = 0; T_j = 125^\circ\text{C}$
Drain-source on-state resistance	R <sub>DS(on)</sub>	-	140	190	mΩ	$V_{\text{PWM}} = 12 \text{ V}; I_D = 6 \text{ A}; T_j = 25^\circ\text{C}$
		-	250	-	mΩ	$V_{\text{PWM}} = 12 \text{ V}; I_D = 6 \text{ A}; T_j = 125^\circ\text{C}$
Source-drain reverse voltage	V <sub>SD</sub>	-	2.8	-	V	$V_{\text{PWM}} = 0 \text{ V}; I_{SD} = 6 \text{ A}$
Output charge	Q <sub>oss</sub>	-	25	-	nC	$V_{\text{PWM}} = 0 \text{ V}; V_{\text{DS}} = 0 \text{ to } 400 \text{ V}$
Reverse recovery charge	Q <sub>rr</sub>	-	0	-	nC	$I_{SD} = 6 \text{ A}; V_{\text{DS}} = 400 \text{ V}$
Output capacitance	C <sub>oss</sub>	-	30	-	pF	$V_{\text{PWM}} = 0 \text{ V}; V_{\text{DS}} = 400 \text{ V}; f = 1 \text{ MHz}$
Effective output capacitance, energy related <sup>1</sup>	C <sub>o(er)</sub>	-	41	-	pF	$V_{\text{PWM}} = 0 \text{ V}; V_{\text{DS}} = 0 \text{ to } 400 \text{ V}$
Effective output capacitance, time related <sup>2</sup>	C <sub>o(tr)</sub>	-	63	-	pF	$V_{\text{PWM}} = 0 \text{ V}; V_{\text{DS}} = 0 \text{ to } 400 \text{ V}$

### Notes



1. C<sub>o(er)</sub> is the fixed capacitance that gives the same stored energy as C<sub>oss</sub> while V<sub>DS</sub> is rising from 0 to 400 V.

2. C<sub>o(tr)</sub> is the fixed capacitance that gives the same charging time as C<sub>oss</sub> while V<sub>DS</sub> is rising from 0 to 400 V.

## 5 Block diagram




## 6 Switching waveforms





Propagation delay and rise/fall time definitions

## 7 Electrical characteristics diagrams




at  $T_j = 25^\circ\text{C}$ , unless specified otherwise.







## 8 Package outlines



Row	Description	Example
Row 1	Device name	CGXXXXXXXX
Row 2	Batch No.	XXXXXXX
Row 3	Year & Week	YXWX

	MIN	MID	MAX
A	0.800	0.850	0.950
A1	0.000	0.020	0.050
A2	0.203REF		
b	0.350	0.400	0.450
D	6.00BSC		
D1	4.750	4.800	4.850
E	8.00BSC		
E1	3.950	4.000	4.050
e	0.800BSC		
k	0.900	1.000	1.100
k1	1.825	1.925	2.025
L	0.350	0.400	0.450
L1	0.625	0.675	0.725

## 9 Revision history

Major changes since the last revision

Revision	Date	Description of changes
1.0	2023-12-3	1.0 version release