

CG65055D0-CP



Description

CG65055D0-CP is 650V GaN-on-Si enhancement-mode power transistor bare wafer manufactured on CloudSemi 6-inch platform. The CG65055D0-CP features dual gate pads for optimal module layout and parallel method. The properties of GaN allow for high current, high breakdown voltage and high switching frequency.

Features

- 650V GaN enhancement-mode power switch
- $R_{DS(on), max}$ 55mΩ
- Recommended gate drive voltage 0V ~ 6V
- Ultra-low FOM
- Ultra-high switching frequency
- Reverse current capability
- Zero reverse recovery loss
- Monolithic integrated ESD protection, HBM class 2, CDM class C3

Applications

- AC-DC converters, DC-DC converters
- Bridgeless totem pole PFC, data center, telecom, network SMPS
- Uninterruptable power supplies (UPS)
- Solar inverters, energy storage systems
- Wireless power transfer
- Power adapters, LED lighting drivers
- Laser drivers
- Industrial motor drives




Table 1 Key Performance Parameters at $T_j = 25\text{ }^{\circ}\text{C}$

Parameters	Values	Units
$V_{DS, max}$	650	V
$R_{DS(on), max}^1$	55	mΩ
Q_G, typ	6.3	nC
$I_D, Pulse^2$	70	A
$Q_{OSS} @ 400\text{ V}$	60	nC
Die size	4.6836 x 2.4728	mm ²
Wafer thickness	1000	μm

1. Defined by chip design. Die is not tested to full current in production.
2. Performance will vary based on assembly technique and substrate of choice.

Table 2 Ordering Information

Part number	Ordering Code	Packing
CG65055D0-CP	CG65055D0-CP	Contact CloudSemi




Table of Contents

Features.....1

Applications.....1

Table of contents.....2

1 Maximum ratings.....3

2 Electrical characteristics.....4

3 Electrical characteristics diagrams.....6

4 Dimensions.....10

5 Revision history.....11

1 Maximum ratings

at $T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified. Continuous application of maximum ratings can deteriorate transistor lifetime. For further information, contact CloudSemi sales office.

Table 3 Maximum ratings

Parameters	Sym.	Values			Units	Notes/Test Conditions
		Min.	Typ.	Max.		
Drain-source voltage	$V_{DS, \max}$	-	-	650	V	$V_{GS} = 0\text{ V}$; $I_D = 10\text{ }\mu\text{A}$
Drain-source voltage transient ¹	$V_{DS, \text{transient}}$	-	-	850	V	$V_{GS} = 0\text{ V}$; $V_{DS} = 850\text{ V}$
Continuous current, drain-source	I_D	-	-	35	A	$T_c = 25\text{ }^{\circ}\text{C}$
Pulsed current, drain-source ²	$I_{D, \text{pulse}}$	-	-	70	A	$T_c = 25\text{ }^{\circ}\text{C}$; $V_G = 6\text{ V}$
Pulsed current, drain-source ²	$I_{D, \text{pulse}}$	-	-	30	A	$T_c = 150\text{ }^{\circ}\text{C}$; $V_G = 6\text{ V}$
Gate-source voltage, continuous ³	V_{GS}	-7	-	+7	V	$T_j = -55\text{ }^{\circ}\text{C}$ to $150\text{ }^{\circ}\text{C}$
Gate-source voltage, pulsed	$V_{GS, \text{pulse}}$	-20	-	+10	V	$T_j = -55\text{ }^{\circ}\text{C}$ to $150\text{ }^{\circ}\text{C}$; $t_{\text{Pulse}} = 50\text{ ns}$; $f = 100\text{ kHz}$; open drain
Power dissipation	P_{tot}	-	-	169	W	$T_c = 25\text{ }^{\circ}\text{C}$
Operating temperature	T_j	-55	-	+150	$^{\circ}\text{C}$	
Storage temperature	T_{stg}	-55	-	+150	$^{\circ}\text{C}$	

1. $V_{DS, \text{transient}}$ is intended for surge rating during non-repetitive events, $t_{\text{Pulse}} < 1\text{ }\mu\text{s}$.

2. Performance will vary based on assembly technique and substrate of choice.

3. Pulse width = $10\text{ }\mu\text{s}$. Performance will vary based on assembly technique and substrate of choice.

4. The minimum V_{GS} is clamped by ESD protection circuit.

2 Electrical characteristics

at $T_j = 25\text{ }^{\circ}\text{C}$, unless otherwise specified.

Table 4 Static characteristics

Parameters	Sym.	Values			Units	Notes/Test Conditions
		Min.	Typ.	Max.		
Gate threshold voltage	$V_{GS(TH)}$	1.1	1.7	2.6	V	$I_D = 8\text{ mA}$; $V_{DS} = V_{GS}$; $T_j = 25\text{ }^{\circ}\text{C}$
		-	1.9	-		$I_D = 8\text{ mA}$; $V_{DS} = V_{GS}$; $T_j = 150\text{ }^{\circ}\text{C}$
Drain-source leakage current	I_{DSS}	-	1	20	μA	$V_{DS} = 650\text{ V}$; $V_{GS} = 0\text{ V}$; $T_j = 25\text{ }^{\circ}\text{C}$
		-	25	-		$V_{DS} = 650\text{ V}$; $V_{GS} = 0\text{ V}$; $T_j = 150\text{ }^{\circ}\text{C}$
Gate-source leakage current	I_{GSS}	-	50	-	μA	$V_{GS} = 6\text{ V}$; $V_{DS} = 0\text{ V}$
Reverse Gate leakage current	I_{RGL}		-15		nA	$V_{GS} = -6\text{ V}$; $V_{DS} = 0\text{ V}$
Drain-source on-state resistance	$R_{DS(on)}$	-	42	55	m Ω	$V_{GS} = 6\text{ V}$; $I_D = 10\text{ A}$; $T_j = 25\text{ }^{\circ}\text{C}$
		-	105	-	m Ω	$V_{GS} = 6\text{ V}$; $I_D = 10\text{ A}$; $T_j = 150\text{ }^{\circ}\text{C}$
Gate resistance	R_G	-	1.6	-	Ω	$f = 5\text{ MHz}$; open drain

1. Defined by chip design. Die is not tested to full current in production.

Table 5 Dynamic characteristics

Parameters	Sym.	Values			Units	Notes/Test Conditions
		Min.	Typ.	Max.		
Input capacitance	C_{iss}	-	227	-	pF	$V_{GS} = 0\text{ V}$; $V_{DS} = 400\text{ V}$; $f = 1\text{ MHz}$
Output capacitance	C_{oss}	-	60	-	pF	$V_{GS} = 0\text{ V}$; $V_{DS} = 400\text{ V}$; $f = 1\text{ MHz}$
Reverse transfer capacitance	C_{rss}	-	0.8	-	pF	$V_{GS} = 0\text{ V}$; $V_{DS} = 400\text{ V}$; $f = 1\text{ MHz}$
Effective output capacitance, energy related ¹	$C_{o(er)}$	-	102	-	pF	$V_{GS} = 0\text{ V}$; $V_{DS} = 0\text{ to }400\text{ V}$
Effective output capacitance, time related ²	$C_{o(tr)}$	-	151	-	pF	$V_{GS} = 0\text{ V}$; $V_{DS} = 0\text{ to }400\text{ V}$
Output charge	Q_{oss}	-	60	-	nC	$V_{GS} = 0\text{ V}$; $V_{DS} = 400\text{ V}$; $f = 1\text{ MHz}$ $V_{DS} = 400\text{ V}$; $I_D = 15\text{ A}$; $L = 90\text{ }\mu\text{H}$; $V_{GS} = 6\text{ V}$; $R_{on} = 10\text{ }\Omega$; $R_{off} = 1\text{ }\Omega$
Output Capacitance Stored Energy	E_{oss}	-	8.2	-	μJ	
Turn-on delay time	$t_{d(on)}$	-	8.5	-	ns	
Turn-off delay time	$t_{d(off)}$	-	10.7	-	ns	
Rise time	t_r	-	6.4	-	ns	
Fall time	t_f	-	5.9	-	ns	
Switching Energy during turn-on	E_{on}	-	48	-	μJ	
Switching Energy during turn-off	E_{off}	-	7.8	-	μJ	

1. $C_{o(er)}$ is the fixed capacitance that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 400 V.

2. $C_{o(tr)}$ is the fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 400 V.

Table 6 Gate charge characteristics

Parameters	Sym.	Values			Units	Notes/Test Conditions
		Min.	Typ.	Max.		
Gate charge	Q_G	-	6.3	-	nC	$V_{GS} = 0 \text{ to } 6 \text{ V}; V_{DS} = 400 \text{ V};$ $I_D = 35 \text{ A}$
Gate-source charge	Q_{GS}	-	1.6	-	nC	
Gate-drain charge	Q_{GD}	-	1.9	-	nC	
Gate plateau voltage	V_{plat}	-	2.9	-	V	$V_{DS} = 400 \text{ V}; I_D = 35 \text{ A}$



Table 7 Reverse conduction characteristics



Parameters	Sym.	Values			Units	Notes/Test Conditions
		Min.	Typ.	Max.		
Source-drain reverse voltage	V_{SD}	-	3.8	-	V	$V_{GS} = 0 \text{ V}; I_{SD} = 35 \text{ A}$
Pulsed current, reverse	$I_{S, pulse}$	-	60	-	A	$V_{GS} = 6 \text{ V}$
Reverse recovery charge ¹	Q_{rr}	-	0	-	nC	$I_{SD} = 35 \text{ A}; V_{DS} = 400 \text{ V}$
Reverse recovery time	t_{rr}	-	0	-	ns	
Peak reverse recovery current	I_{rrm}	-	0	-	A	

1. Excluding Q_{oss}

3 Electrical characteristics diagrams

at $T_j = 25\text{ }^{\circ}\text{C}$, unless otherwise specified.














Figure 13 Gate threshold voltage	Figure 14 Drain-source on-state resistance
	
$V_{GS(TH)} = f(T_j); V_{GS} = V_{DS}; I_D = 8\text{ mA}$	$R_{DS(on)} = f(T_j); I_D = 10\text{ A}; V_{GS} = 6\text{ V}$

Figure 15 Switching time test circuit	Figure 16 Typ. switching time waveform
	
$V_{DS} = 400\text{ V}, I_D = 15\text{ A}, L = 90\text{ }\mu\text{H}, V_{GS} = 6\text{ V},$ $R_{on} = 10\text{ }\Omega, R_{off} = 1\text{ }\Omega$	

4 Dimensions

There are 10 dedicated bonding pad areas, 3 for the Source, 4 for the Drain, 2 for the Gate and 1 for the GP.



Wafer features	Values	Units
Wafer size	6	inch
Wafer thickness	1000	μm
Gross die per wafer	1210	
Die size (with scribe line)	4.6836 x 2.4728	mm ²
Scribe line width	80	μm
Top metallization	Al-Cu	
Top metal thickness	4.5	μm
Top passivation	SiO ₂ / SiN / Polyimide	
Gate pad size	270 x 180	μm ²
GP pad size ¹	180 x 180	μm ²
Source pad size	180 x 1832.3	μm ²
Drain pad size	D1, D4:170 x 1373.4 D2, D3:180 x 1854.4	μm ²
Backside	Silicon	

1. The GP pad is ESD protection IC port and should be electrically connected to the Gate through package.

2. All the pad size refers to top passivation opening size.

5 Revision history

Major changes since the last revision.

Revision	Date	Description of changes
1.0	2024-08-21	1.0 version release